

IN THE CLAIMS

Please amend claims 1-4, 6-7, 10, 12-13, 17-19, 27, 33, and 37 as follows below.

Please cancel claim 11 without prejudice.

Please add new claims 42-60 as follow below.

The following listing of claims replaces all prior versions, and listings, of claims in the application:

MARKED UP VERSION OF CLAIMS

- 1           1.     (Currently Amended)   A method comprising:  
2           receiving a plurality of localized measures of activity  
3           in an integrated circuit;  
4           generating a measure of global functional activity in  
5           [[an]] the integrated circuit responsive to the plurality of  
6           localized measures of activity;  
7           determining if a predetermined limit of ~~global~~  
8           ~~functional activity in the integrated circuit~~ has been met  
9           or exceeded by the measure of global functional activity in  
10          the integrated circuit;  
11          and if so, then  
12                  gradually reducing a high frequency of clocking of  
13          circuitry to zero to stop the clocking of circuitry,  
14                  waiting a first predetermined time after stopping  
15          the clocking of circuitry, and

16 starting the clocking of circuitry at a low  
17 frequency.

1 2. (Currently Amended) The method of claim 1,  
2 wherein  
3 if ~~the determining if~~ the predetermined limit of ~~global~~  
4 ~~functional activity in the integrated circuit~~ has not been  
5 met or exceeded by the measure of global functional  
6 activity, it is repeated repeating the receiving, the  
7 generating, and the determining.

1 3. (Currently Amended) The method of claim 1,  
2 wherein  
3 the first predetermined time is a number of clock  
4 cycles of a free-running clock of the integrated circuit.

1 4. (Currently Amended) The method of claim 1  
2 wherein,  
3 the gradual reducing of the high frequency clocking of  
4 circuitry to zero includes  
5 clocking circuitry at a first frequency, and,  
6 before clocking the circuitry at a second  
7 frequency lower than the first frequency,  
8 waiting a second predetermined time during  
9 the clocking of the circuitry at the first  
10 frequency.

1           5.     (Original)   The method of claim 1, wherein,  
2           after starting the clocking of the circuitry at the low  
3     frequency, the method further includes  
4                     gradually increasing the frequency of the  
5           clocking of the circuitry to the high frequency.

1           6.     (Currently Amended)   The method of claim 5  
2     wherein,  
3           the gradual increasing of the frequency of the clocking  
4     of circuitry to the high frequency includes  
5                     clocking circuitry at a first frequency, and,  
6                     before clocking the circuitry at a second  
7           frequency higher than the first frequency,  
8                     waiting a second predetermined time during  
9           the clocking of the circuitry at the first  
10          frequency.

1           7.     (Currently Amended)   The method of claim 1,  
2     wherein,  
3           an estimated temperature level of the integrated  
4     circuit is proportional to the global functional activity in  
5     the integrated circuit and  
6           the predetermined limit of ~~global functional~~ activity  
7     is proportional to an expected temperature level of the  
8     integrated circuit.

1           8.     (Previously Presented)   The method of claim 1,  
2     wherein  
3           the gradual reducing of the high frequency clocking of  
4     the circuitry to zero avoids large variations in current  
5     otherwise associated with a rapid shut-off of the clocking  
6     of circuitry.

1           9.     (Original)   The method of claim 5, wherein  
2           the starting of the clocking of the circuitry at the  
3     low frequency and the gradual increase in the frequency of  
4     the clocking of the circuitry to the high frequency avoids  
5     large variations in current otherwise associated with a  
6     rapid turn-on of the clocking of circuitry.

1           10.    (Currently Amended)   An integrated circuit  
2     comprising:  
3           a clock generator to generate a clock;  
4           an activity detector to receive a plurality of  
5     localized measures of activity of functional blocks in the  
6     integrated circuit and generate a measure of global  
7     functional activity of the integrated circuit responsive to  
8     the plurality of localized measures of activity; and  
9           a clock throttling controller coupled to the activity  
10    detector and the clock generator, the clock throttling  
11    controller to generate a throttled clock to couple to the

12 functional blocks of the integrated circuit for clocking  
13 circuitry therein, the clock throttling controller to  
14 gradually throttle the frequency of the throttled clock to  
15 the functional blocks in response to the measure of the  
16 global functional activity meeting or exceeding a  
17 predetermined limit of activity.

1 11. (Canceled)

1 12. (Currently Amended) The integrated circuit of  
2 claim 10, wherein,

3 ~~the activity detector receives measures of local~~  
4 ~~functional activity associated with each functional block of~~  
5 ~~the integrated circuit to determine the measure of the~~  
6 ~~global functional activity of the integrated circuit,~~

7 the activity detector compares the measure of the  
8 global functional activity with the predetermined limit of  
9 activity to determine if it is met or exceeded, and

10 the activity detector signals to the clock throttling  
11 controller whether or not the predetermined limit of  
12 activity has been met or exceeded.

1 13. (Currently Amended) An ~~[[The]]~~ integrated circuit  
2 ~~of claim 10, further comprising:~~ ~~[[,]]~~

3 a clock generator to generate a clock;

4 an activity detector to measure global functional

5 activity of the integrated circuit;  
6 a clock throttling controller coupled to the activity  
7 detector and the clock generator, the clock throttling  
8 controller to generate a throttled clock to couple to  
9 functional blocks of the integrated circuit for clocking  
10 circuitry therein, the clock throttling controller to  
11 gradually throttle the frequency of the throttled clock to  
12 the functional blocks in response to the measure of the  
13 global functional activity meeting or exceeding a  
14 predetermined limit; and  
15 a logical gate coupled to the clock generator and the  
16 clock throttling controller, the logical gate to receive the  
17 clock from the clock generator and a control signal from the  
18 clock throttling controller, the logical gate to  
19 periodically mask out one or more clock cycles of the clock  
20 to generate the throttled clock in response to the control  
21 signal [[, to]] and gradually throttle down the frequency of  
22 the throttled clock.

1 14. (Previously Presented) The integrated circuit of  
2 claim 13, wherein,  
3 the logical gate is an AND gate to logically AND the  
4 clock and the control signal from the clock throttling  
5 controller together to periodically mask out the one or more  
6 clock cycles of the clock in response to the control signal  
7 and generate the throttled clock.

1        15. (Previously Presented) The integrated circuit of  
2 claim 10, wherein,  
3        one hundred percent of circuitry in the functional  
4 blocks can have the throttled clock stopped.

1        16. (Previously Presented) The integrated circuit of  
2 claim 10, wherein,  
3        less than one hundred percent of circuitry in the  
4 functional blocks can have the throttled clock stopped.

1        17. (Currently Amended) The integrated circuit of  
2 claim 16, wherein,  
3        only circuitry to which the throttled clock can be  
4 stopped is the throttled clock coupled and its frequency  
5 gradually throttled in response to the measure of the global  
6 functional activity meeting or exceeding the predetermined  
7 limit of activity.

1        18. (Currently Amended) The integrated circuit of  
2 claim 10, wherein,  
3        the frequency of the throttled clock is gradually  
4 throttled OFF in response to the measure of the functional  
5 activity meeting or exceeding the predetermined limit of  
6 activity and  
7        after being OFF for a predetermined period of time, the

8 throttled clock is then gradually throttled ON.

1        19. (Currently Amended) A clock generator comprising:  
2        a free-running clock generator to generate a free-  
3        running clock;  
4        an activity detector to receive a plurality of measures  
5        of local functional activity respectively associated with a  
6        plurality of [[each]] functional [[block]] blocks of an  
7        integrated circuit, to [[and]] generate a total measure of  
8        functional activity of the integrated circuit responsive to  
9        the plurality of measures of local functional activity, the  
10       ~~activity detector~~ to determine whether or not the total  
11       measure of functional activity ~~meets or~~ exceeds a  
12       predetermined limit of activity, and to generate an enable  
13       throttling signal responsive to a determination that the  
14       total measure of functional activity exceeds the  
15       predetermined limit of activity; and  
16       a clock throttling controller coupled to the activity  
17       detector and the free-running clock generator, the clock  
18       throttling controller to generate a throttled clock to  
19       couple to the functional blocks of the integrated circuit  
20       for clocking circuitry therein, the clock throttling  
21       controller to gradually throttle the frequency of the  
22       throttled clock to circuitry of the functional blocks in  
23       response to the enable throttling signal.



1           20. (Previously Presented) A clock generator

2 comprising:

3           a free-running clock generator to generate a free-  
4 running clock;

5           a thermal activity detector to generate a total measure  
6 of functional activity in an integrated circuit and to  
7 determine whether or not the total measure of functional  
8 activity meets or exceeds a thermal limit of activity to  
9 generate an enable thermal throttling signal; and

10          a clock throttling controller coupled to the thermal  
11 activity detector and the free-running clock generator, the  
12 clock throttling controller to generate a throttled clock to  
13 couple to functional blocks of the integrated circuit for  
14 clocking circuitry therein, the clock throttling controller  
15 to gradually throttle the frequency of the throttled clock  
16 to circuitry of the functional blocks in response to the  
17 enable thermal throttling signal,

18          wherein the clock throttling controller includes

19               a linear feedback shift register connected in  
20               a loop to generate a clock gating control signal,  
21               the clock gating control signal to selectively  
22               mask out clock cycles in the throttled clock to  
23               gradually reduce its frequency and to selectively  
24               insert clock cycles into the throttled clock to  
25               gradually increase its frequency, and

26                   a state machine coupled to the linear  
27                   feedback shift register to control the selective  
28                   masking out of clock cycles and the selective  
29                   inserting of clock cycles in the throttled clock  
30                   to gradually throttle the frequency down to shut  
31                   OFF the throttled clock and gradually throttle the  
32                   frequency up from being shut OFF in response to  
33                   the enable thermal throttling signal.

1           21. (Original) The clock generator of claim 20,  
2    wherein,  
3           the clock throttling controller further includes,  
4           a programmable counter to count a programmable delay  
5    time between changes in frequency of the throttled clock.

1           22. (Previously Presented) The method of claim 7,  
2    wherein,  
3           the expected temperature level of the integrated  
4    circuit is one-hundred twenty five degrees centigrade, a  
5    maximum operating junction temperature for silicon.

1           23. (Previously Presented) The method of claim 7,  
2    wherein,  
3           the expected temperature level of the integrated  
4    circuit is one-hundred ten degrees centigrade, a maximum  
5    case temperature under bias.

1        24. (Previously Presented) The method of claim 7,  
2 wherein,  
3        the expected temperature level of the integrated  
4 circuit is eighty-five degrees centigrade, an operational  
5 case temperature.

1        25. (Previously Presented) The method of claim 7,  
2 wherein,  
3        the expected temperature level of the integrated  
4 circuit is seventy degrees centigrade, a maximum ambient air  
5 temperature.

1        26. (Previously Presented) The method of claim 7,  
2 wherein,  
3        the expected temperature level of the integrated  
4 circuit is fifty-five degrees centigrade, a maximum air  
5 temperature.

1        27. (Currently Amended) The integrated circuit of  
2 claim 10, wherein,  
3        the ~~expected~~ predetermined limit of activity is  
4 proportional to a well known temperature level for  
5 integrated circuits.

1        28. (Previously Presented) The integrated circuit of

2 claim 27, wherein,  
3 the well known temperature level for integrated  
4 circuits is one-hundred twenty five degrees centigrade, a  
5 maximum operating junction temperature for silicon.

1 29. (Previously Presented) The integrated circuit of  
2 claim 27, wherein,  
3 the well known temperature level for integrated  
4 circuits is one-hundred ten degrees centigrade, a maximum  
5 case temperature under bias.

1 30. (Previously Presented) The integrated circuit of  
2 claim 27, wherein,  
3 the well known temperature level for integrated  
4 circuits is eighty-five degrees centigrade, an operational  
5 case temperature.

1 31. (Previously Presented) The integrated circuit of  
2 claim 27, wherein,  
3 the well known temperature level for integrated  
4 circuits is seventy degrees centigrade, a maximum ambient  
5 air temperature.

1 32. (Previously Presented) The integrated circuit of  
2 claim 27, wherein,  
3 the well known temperature level for integrated

4 circuits is fifty-five degrees centigrade, a maximum air  
5 temperature.

1 33. (Currently Amended) The integrated circuit of  
2 claim 10, wherein,  
3 the clock throttling controller gradually throttles  
4 down the frequency of the throttled clock to zero in  
5 response to the measure of the global functional activity  
6 meeting or exceeding the predetermined limit of activity.

1 34. (Previously Presented) The integrated circuit of  
2 claim 33, wherein,  
3 after a predetermined period of time with the frequency  
4 of the throttled clock at zero, the clock throttling  
5 controller gradually throttles up the frequency of the  
6 throttled clock from zero.

1 35. (Previously Presented) The clock generator of  
2 claim 19, wherein,  
3 the clock throttling controller gradually throttles  
4 down the frequency of the throttled clock to zero in  
5 response to the enable throttling signal.

1 36. (Previously Presented) The clock generator of  
2 claim 35, wherein,  
3 after a predetermined period of time with the frequency

4 of the throttled clock at zero, the clock throttling  
5 controller gradually throttles up the frequency of the  
6 throttled clock from zero.

1 37. (Currently Amended) The clock generator of claim  
2 19, wherein,

3 the predetermined limit of activity is proportional to  
4 a well known temperature level for integrated circuits.

1 38. (Previously Presented) The clock generator of  
2 claim 37, wherein,

3 the well known temperature level for integrated  
4 circuits is one-hundred ten degrees centigrade, a maximum  
5 case temperature under bias.

1 39. (Previously Presented) The clock generator of  
2 claim 37, wherein,

3 the well known temperature level for integrated  
4 circuits is eighty-five degrees centigrade, an operational  
5 case temperature.

1 40. (Previously Presented) The clock generator of  
2 claim 37, wherein,

3 the well known temperature level for integrated  
4 circuits is seventy degrees centigrade, a maximum ambient  
5 air temperature.

1           41. (Previously Presented) The clock generator of  
2 claim 37, wherein,  
3           the well known temperature level for integrated  
4 circuits is fifty-five degrees centigrade, a maximum air  
5 temperature.

1           42. (New) The method of claim 1, wherein  
2           a localized measure of activity in the integrated  
3 circuit is a number of logic gates within a functional block  
4 with an output change of state.

1           43. (New) The method of claim 1, wherein  
2           a localized measure of activity in the integrated  
3 circuit is a number of nodes within a functional block  
4 switching from one logical state to another.

1           44. (New) The method of claim 1, wherein  
2           the measure of global functional activity is generated  
3 by  
4                       weighting the plurality of localized measures  
5                       of activity to generate weighted localized  
6                       measures of activity, and  
7                       summing the weighted localized measures of  
8                       activity together over a period of time.

1        45. (New) The integrated circuit of claim 10, wherein  
2        a localized measure of activity of a functional block  
3        in the integrated circuit is a number of logic gates within  
4        the functional block with an output change of state.

1        46. (New) The integrated circuit of claim 10, wherein  
2        a localized measure of activity of a functional block  
3        in the integrated circuit is a number of nodes within the  
4        functional block switching from one logical state to  
5        another.

1        47. (New) The integrated circuit of claim 10, wherein  
2        to generate the measure of global functional activity,  
3                the activity detector to  
4                        weight the plurality of localized  
5                measures of activity to generate weighted  
6                localized measures of activity and  
7                        sum the weighted localized measures of  
8                activity together over a period of time.

1        48. (New) The integrated circuit of claim 13, wherein  
2        a localized measure of activity of a functional block  
3        in the integrated circuit is a number of logic gates within  
4        the functional block with an output change of state.



1           49. (New) The integrated circuit of claim 13, wherein  
2           a localized measure of activity of a functional block  
3           in the integrated circuit is a number of nodes within the  
4           functional block switching from one logical state to  
5           another.

1           50. (New) The integrated circuit of claim 13,  
2           wherein,  
3           the activity detector receives measures of local  
4           functional activity associated with each functional block of  
5           the integrated circuit to measure the global functional  
6           activity of the integrated circuit.

1           51. (New) The integrated circuit of claim 13,  
2           wherein,  
3           the activity detector receives measures of local  
4           functional activity associated with each functional block of  
5           the integrated circuit to determine the measure of the  
6           global functional activity of the integrated circuit,  
7           the activity detector compares the measure of the  
8           global functional activity with the predetermined limit to  
9           determine if it is met or exceeded, and  
10          the activity detector signals to the clock throttling  
11          controller whether or not the predetermined limit has been  
12          met or exceeded.

1        52. (New) The integrated circuit of claim 13,  
2 wherein,  
3        the throttled clock is coupled to circuitry to which  
4 the throttled clock can be stopped, and  
5        the frequency of the throttled clock is gradually  
6 throttled in response to the measure of the global  
7 functional activity meeting or exceeding the predetermined  
8 limit.

1        53. (New) The integrated circuit of claim 13,  
2 wherein,  
3        the frequency of the throttled clock is gradually  
4 throttled OFF in response to the measure of the functional  
5 activity meeting or exceeding the predetermined limit and  
6        after being OFF for a predetermined period of time, the  
7 throttled clock is then gradually throttled ON.

1        54. (New) The integrated circuit of claim 13, wherein  
2        the measure of global functional activity of the  
3 integrated circuit is responsive to localized measures of  
4 activity,  
5        the localized measures of activity corresponding  
6 respectively to local functional activity of a plurality of  
7 functional blocks in the integrated circuit.

1        55. (New) The integrated circuit of claim 54, wherein  
2        to generate the measure of global functional activity,  
3                the activity detector to weight the localized  
4        measures of activity to generate weighted  
5        localized measures of activity and sum the  
6        weighted localized measures of activity together  
7        over a period of time.

1        56. (New) The clock generator of claim 19, wherein,  
2        a measure of local functional activity of a functional  
3        block in the integrated circuit is a number of logic gates  
4        within the functional block with an output change of state.

1        57. (New) The clock generator of claim 19, wherein  
2        a measure of local functional activity of a functional  
3        block in the integrated circuit is a number of nodes within  
4        the functional block switching from one logical state to  
5        another.

1        58. (New) The clock generator of claim 19, wherein,  
2        to generate the total measure of functional activity,  
3                the activity detector to weight the measures  
4        of local functional activity to generate weighted  
5        measures of local functional activity and sum the  
6        weighted measures of local functional activity

7                   together over a period of time.

1           59. (New) The clock generator of claim 20, wherein,  
2           the total measure of functional activity is responsive  
3           to a plurality of measures of local functional activity of  
4           functional blocks in the integrated circuit.

1           60. (New) The clock generator of claim 59, wherein  
2           a measure of local functional activity of a functional  
3           block in the integrated circuit is a number of nodes within  
4           the functional block switching from one logical state to  
5           another, a number of logic gates within the functional block  
6           with an output change of state, or a combination thereof.